



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/998,848

11/15/2001

Kenneth Y. Ogami

CYPR-CD01177M

6884

45545

7590

11/24/2008

CYPRESS C/O MURABITO, HAO & BARNES LLP  
TWO NORTH MARKET STREET  
THIRD FLOOR  
SAN JOSE, CA 95113

EXAMINER

VO, TED T

ART UNIT

PAPER NUMBER

2191

MAIL DATE

DELIVERY MODE

11/24/2008

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 09/998,848	<b>Applicant(s)</b> OGAMI, KENNETH Y.	
	<b>Examiner</b> TED T. VO	<b>Art Unit</b> 2191	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 19 August 2008.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-14, 16-30 and 36 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-14, 16-30 and 36 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                     | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

### **DETAILED ACTION**

1. This action is in response to the amendment filed on 08/19/2008.

Claims 1-14, 16-30, 36 are pending in this application.

### ***Response to Arguments***

2. Applicants' arguments in the Remarks section filed on 08/19/2008 have been respectfully considered but not persuasive.

Applicants are to claim a system (claim 26) and various methods (claims 1, 13, 17, 21, 25). The claimed subject matters in the system appears drawn from Figures 5-7 in the specification's drawings. Figure 10 appears being a piece edited by the system of Figure 5-7. Because the code is edited, it is either integrated by the user at the time or linked to prebuilt-modules in the library. The code is nothing but the language used by Bindra, "module". It can be also equivalent to .asm modules as seen in Hamblen.

The System relied on by application for claiming the claim 26 is clearly the same as the system of Bindra:

The screenshot shows the NI-MAX software interface for configuring a 14 BRADC module. The left pane contains the following sections:

- Global Resources:**
  - DAQ\_1
  - DAQ\_2
  - CPU\_Load: 1.5\_MHz
  - LocalTimeSync: Syncs
  - LocalTimeSync: HighPower
  - Stop\_Time: 1\_Hr
  - SwitchModuleSync: DISABLE
- User Module Parameters:**
  - Format: Analog
  - Format: Analog
- Placement Parameters:**
  - Color: Blue
  - Signal: 0
  - Output: 1
  - Analog CS: 0.0
  - Analog SCA: 1.0
  - Analog SCB: 2.0

The main area displays a block diagram of the system configuration. At the top, there are three modules labeled 'Global DAQ-2', 'Global DAQ-1', and 'Global DAQ-0'. Below these, there are several input and output modules connected to the DAQ modules. The input modules are labeled 'Input Filter', 'Input Amp', and 'Input Card'. The output modules are labeled 'Output Card', 'Output Amp', and 'Output Filter'. The diagram shows the flow of data from the input modules through the DAQ modules to the output modules.

Using the above PSoC Designer installed in a fully support computer, the user can display graphical user interface comprising a collection of virtual blocks in a design system. Each of virtual blocks clearly links to a programmable module which is in the library or created by the user for presenting the function of the virtual block. The above PSoC Designer clearly allows the user to open another user interface that customizes the parameters for a selected block in the application design. Clearly, the input in this user interface automatically integrated into the source code which functionally represents for the configuration information for the selected

Art Unit: 2191

block in this application design. Thus, with the interaction of the user inputting via these user interfaces, it will implement each selected block with a particular function to differ from others.

For example, the above PSoC Designer is interacted with a block, named “14 Bit ADC”.

Therefore, this block is associated with the parameters such as digital, analog, timer, clock, etc.

The assignment of parameters in the user interface will cause a selected 14 Bit ADC to differ from the others of the same type. Or, the user can select a MUX and assign input pins, timing,

etc. The inputs will implement the configuration values for each block that is connected to a

module behind the designer tool. When the run is implemented in the application design,

parameters and values in each of virtual blocks will map to resource registers in a processor

accordingly. This is just a common feature in any circuit designing, where the tool PSoC

Designer above does all the claimed features presenting in the amendment. This will address the

Applications’ argument remarks filed on 08/19/2008.

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

A person shall be entitled to a patent unless –

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2191

4. Claim 1-14, 16-30, 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bindra, “Programmable SoC Delivers A New Level Of System Flexibility”, 2000, in view of Hamblen, “Rapid Prototyping using Field Programmable logic Devices”, 6-2000.

Given the broadest reasonable interpretation of followed claims in light of the specification.

As per Claim 1: Bindra discloses *A method for configuring a microcontroller, comprising:*

*displaying a first, graphical user interface comprising a collection of virtual blocks in a design system* (see figure 4, example, MUX, 14 Bit ADC: *virtual blocks*);

*receiving a selection of a user module, wherein said user module comprises information for implementing a function using a programmable physical block* (Figure 4, selecting a 14 Bit ADC, part of Library modules or user modules (p. 3, include line 5));

*displaying a second graphical user interface operable for receiving user-specifiable information about said user module* (Figure 4, selecting a 14 Bit ADC as a virtual block, and its module (p. 3) provided with user input parameters in the left area of the PSoC Designer);

*assigning a virtual block taken from said collection to said user module, wherein said virtual block corresponds to said programmable physical block* (Figure 4, selecting a 14 Bit ADC, part of Library modules or user modules (p.3), and take the input parameters assigned by user into the module); *and*

***automatically constructing source code*** (This action is done obviously when run the program the represent the tool PSoC Designer, after parameters are assigned into a block. A simple circuitry is implemented by thousands/millions of virtual blocks; therefore it is impossible to program manually in the application generation. This is obviously done in IBM, Intel, Texas Instrument designed tool; otherwise, none of these companies cannot generate a chip) ***comprising configuration information for said programmable physical block, wherein said configuration information is based on said user-specifiable information and comprises information that is loaded into a register of said programmable physical block to cause said programmable physical block to implement said function*** (This limitation reads on the integration of an application designed under Figure 4. Example, configuration parameters of a selected 14-bit-ADC, of a MUX (i.e. 4-by-1 Multiplexer), counter, etc, are integrated with modules and loaded into resources registers when running the implementing application design).

Bindra does not explicitly address the claimed statement, “*automatically constructing source code*”.

However, Hamblen shows a programmable on chip design process (p. 36, Figure 11) using a CAD tool that takes design virtual blocks and constructs source code. The source code in form assemble or machine language that is automatically generated by a C compiler to mapped on to the Virtual blocks designed from the CAD tool (See Figure 1: VHDL Design entity (i.e. Virtual blocks) connected with automatically generated code generated by a C Compiler, mapped to virtual blocks at gate levels in the CAD tool) for obviously disclosing: “*automatically constructing source code*”

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to know that, for an enablement, it requires every module in the PSoC

Art Unit: 2191

Designer discussed by Bindra is automatically generated into executable “code”, and **automatically connected** to a corresponding virtual block when a circuit is built in the system by a PSoc Designer, shown by Bindra. It is obvious because, in order to present a functionality of a circuit, a user can manually program a circuit in an assembly program with assigned parameters presenting element configuration (i.e. a source code that represents for a circuit); but it will **take days** for him to do so. For conforming to the availability of source code generation, tools and compiler is available for use at that time, thus it will generate automatically into assemble code and/or machine code for manual acts, as shown by Hamblen in Figure 11.

As per Claim 26: Bindra discloses

A computer system comprising a processor coupled to a bus, a display device coupled to said bus, and a memory coupled to said bus, said memory containing instructions to implement a method for configuring a microcontroller, said method comprising:

displaying a first graphical user interface comprising a collection of virtual blocks in a design system;

receiving a selection of a user module, wherein said user module comprises information for implementing a function using a programmable physical block;

displaying a second graphical user interface operable for receiving user-specifiable information about said user module;

assigning a virtual block taken from said collection to said user module, wherein said virtual block corresponds to said programmable physical block; and

automatically constructing assembly code holding configuration information for said programmable physical block, wherein said configuration information is based on said user-specifiable information and comprises information that is loaded into a register of said programmable physical block to cause said programmable physical block to perform said function.



Art Unit: 2191

See Figure 4, It allows a user to select blocks in a first graphical user interface and to input/assign configuration parameters in the second graphical user interface, and see the rationale as addressed in the claim 1 above accordingly.

As per Claim 27: Regarding limitation, “The computer system of Claim 26, wherein said collection is displayed as a two dimensional array”, see collection in the right bottom section of Figure 4.

As per Claim 28: Regarding limitation, *The computer system of Claim 26, wherein said assigning further comprises assigning a second virtual block to said user module*, it is either one of other blocks shown the right bottom section of Figure 4.

As per Claim 29: Regarding limitation, *The computer system of Claim 26, wherein said assembly code further comprises a symbolic name for a register address in said programmable physical block*, it is the code generated by the PSoC Design to the collection shown in the right bottom section of Figure 4, where the symbolic name for a register address is done by register mapping as addressed above.

As per Claim 30: Regarding limitation, *The computer system of claim 26 wherein said symbolic name is derived from said function*, it is functionalized to a circuit element, and based on pins assignment to the user module.

Art Unit: 2191

As per Claim 2: Bindra further discloses,

*The method of Claim 1, wherein said function comprises a pulse width modulator* (Bindra: See Figure 4, refer to “User Module” that represents various Digital functions, and see P.2 line 36, “PWMs”).

As per Claim 3: Bindra further discloses, *The method of Claim 1, wherein said function comprises a timer*. (Bindra: See Figure 4, refer to “User Module” that represents various Digital functions, and see P.2 line 36, “timers”).

As per Claim 4: Bindra further discloses, *The method of Claim 1, wherein said function comprises an analog-to-digital converter* (Bindra: See Figure 4, refer to “User Module” that represents various Digital functions, and see P.2 line 35, “ADCs”).

As per Claim 5: Bindra further discloses, *The method of Claim 1, wherein said function comprises a digital-to-analog converter* (Bindra: See Figure 4, refer to “User Module” that represents various Digital functions, and see P.2 line 35 “DACs”).

As per Claim 6: Bindra further discloses, *The method of Claim 1, wherein said function comprises a counter* (Bindra: See Figure 4, refer to “User Module” that represents various Digital functions, and see P.2 line 36 “counters”).

As per Claim 7: Bindra further discloses, *The method of Claim 1, wherein said function comprises a signal amplifier*. (See Figure 4, refer to “User Module” that represents various Digital functions, and see P.2 line 33 “differential amplifiers”).

Art Unit: 2191

As per Claim 8: Bindra further discloses, *The method of Claim 1, wherein said function provides serial communication.* (See Figure 4, refer to “User Module” that represents various Digital functions, and see P.3, line 9, “serial transmitters/receivers”).

As per Claim 9: Bindra further discloses, *The method of Claim 1, wherein said collection is displayed as a two dimensional array of programmable analog virtual blocks and programmable digital virtual blocks.* (See collections in the right bottom section, which is *two-dimensional array*).

As per Claim 10: Bindra further discloses, *The method of Claim 1, wherein said assigning further comprises assigning a second virtual block to said user module* (See collections in the right bottom section, which is *two dimensional array*).

As per Claim 11: Bindra further discloses, *The method of Claim 1, wherein said source code comprises a symbolic name for a register address in said programmable physical block.* (Bindra: See page 2, lines 12-17 (‘register space that holds the configuration information’).

As per Claim 12: Bindra further discloses, *The method of Claim 11 wherein said symbolic name is derived from said function.* (See Bindra ‘User module’ in Figure 4, where user module represents a circuit element. Each circuit element is a symbolic name function: e.g.: ADC, DAC, Timer, Counter, etc).

As per Claim 13: See the rationale addressed in Claim 26.

As per Claim 14: Regarding,

*“The method of Claim 13, wherein said automatically constructing further comprises:*

Art Unit: 2191

*computing a register address for a register within said programmable physical block;*  
*determining a symbolic name for said register address, said symbolic name corresponding to said user module and said circuit design; and substituting said symbolic name for a generic name in said template assembly code".* See page 2, lines 12-17 ('register space that holds the configuration information') and page 6, lines 7- 13, ('user modules are selected, pins are assigned, and register mapping are establish');

- *computing a register address for a register within said programmable block:* page 6, lines 7- 13, referring "register mapping"

- *determining a symbolic name for said register address, said symbolic name corresponding to said user module and said circuit design:* page 2, lines 12-17, referring "holds the configuration information".

- *substituting said symbolic name for a generic name in said template assembly code:* referring the code construction performed by the PSoC Designer.

As per Claim 16: regarding limitations of Claim 16.

See page 2, lines 12-17 ('register space that holds the configuration information') and page 6, lines 7- 13, ('user modules are selected, pins are assigned, and register mapping are establish') for

- *determining a symbolic name corresponding to said user module and said circuit design;* referring "holds the configuration information".

- *computing a register address for a register within said programmable block;* referring "register mapping"

Art Unit: 2191

- *assigning said symbolic name to said register address; and placing said symbolic name into said assembly code in place of a generic name provided in said template assembly code file:* referring the code construction performed by the PSoC Designer.

As per Claim 17: See rationale addressed in the rejection of Claim 1/26 above.

As per Claim 18: See rationale addressed in the rejection of Claim 14 above.

As per Claim 19: See rationale addressed in the rejection of Claim 14 above.

As per Claim 20: See rationale addressed in the rejection of Claim 16 above.

As per Claim 21: See rationale addressed in the rejection of Claim 1/26 above.

As per Claim 22: See rationale addressed in the rejection of Claim 14 above.

As per Claim 23: See rationale addressed in the rejection of Claim 14 above.

As per Claim 24: See rationale addressed in the rejection of Claim 16 above.

As per Claim 25: See rationale addressed in the rejection of Claim 1/26 above.

As per Claim 36: Incorporated to the rejection of claim 1, Bindra and Hamblen further discloses

***The method of Claim 1 wherein said automatically constructing source code comprises:***  
***reading template files; substituting said user-specifiable comprising information specific to said user module, information specific to said function and information specific to a control parameter of said function for generic information in said template file to produce assembly, include and***  
***header files; compiling said assembly, include and header files to produce an***

Art Unit: 2191

*executable file; downloading said executable file as a code block to a memory of said microcontroller; and executing said code block to configure said programmable block.*

as in the Figures 7, 9-11 (Hamblen). It is obvious, because the claimed recitation conforms to or complies with basis process of C compiler when it generates assembly language; i.e. a C program has “include statements”, or “header files”; therefore, every template created from the C compiler for an assembly program will include with “header files” such #include statement on its top. It is obvious because it is conforming to a C program → assembly program.

### ***Conclusion***

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2191

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ted T. Vo whose telephone number is (571) 272-3706. The examiner can normally be reached on 8:00AM to 4:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wei Y. Zhen can be reached on (571) 272-3708.

The facsimile number for the organization where this application or proceeding is assigned is the Central Facsimile number 571-273-8300.

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 Group receptionist: 571-272-2100. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TTV  
November 14, 2008

/Ted T. Vo/  
Primary Examiner, Art Unit 2191